The usage of this PDF file must comply with the IEICE Provisions on Copyright. The author(s) can distribute this PDF file for research and educational (nonprofit) purposes only. Distribution by anyone other than the author(s) is prohibited. In low-IF receivers, the image frequency signal interferes with the desired signal owing to the phase and gain imbalances caused by analog devices. Thus, it is difficult to achieve the required image rejection ratio (IRR) of over 60 dB without compensation. To solve this problem, we present modified blind compensation techniques based on digital signal processing using a feedback control loop with a practical computation process. The modified method can reduce the complexity when a hardware logic circuit is used, like an FPGA. The simulation and experimental results verify that the modified method achieves an IRR greater than 50-60 dB for both the carrier and the modulated waves.
Introduction
A recent approach to increasing the number of highly flexible and adaptable systems is termed software-defined radio (SDR). One of the key functions of an SDR is its multiband and multimode operation. An ideal multiband and multimode receiver consists of an analog-to-digital converter (ADC) placed immediately after the antenna to directly digitize the radio frequency (RF) signal. However, this approach is not practical because it requires high-resolution and highsampling ADCs with a high clock frequency and high performance digital signal processors. Therefore, more realistic SDR receiver architectures, such as the direct conversion (zero-IF) [1] and low-IF [2] - [15] receivers, have been proposed. The zero-IF or low-IF principle reduces the complexity of the receiver architecture. In the zero-IF and low-IF receiver architectures, the RF signal is downconverted to in-phase (I) and quadrature (Q) signals and digitized with low clock frequency ADCs. Typically, receivers work with IFs, and a majority of them still require discrete components. Low-IF receivers combine the advantages of both the IF and zero-IF receivers. In the low-IF receiver architecture, † † The authors are with The University of Electro-Communications, Chofu-shi, 182-8585 Japan.
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a) E-mail: t-ide@kagoshima-ct.ac.jp DOI: 10.1587/transcom.2015EBP3209 the RF signal is downconverted to a low-IF frequency close to direct current (DC), and the low-IF signal is then digitized and digitally demodulated to extract baseband I and Q signals. The main problem with the zero-IF receiver is DC offset and 1/f noise. DC offset occurs when a local signal leaks to the input of a low-noise amplifier (LNA) and an antenna. Therefore, the reflected signal is mixed with the original local signal. This is called self-mixing. Additionally, 1/f indicates that the noise power is proportional to 1/f. This has a direct effect on the zero-IF receiver because most of the signal components are concentrated on the zero frequency.
The low-IF principle does not suffer from this problem because it uses complex signal processing for image rejection. The RF filter method cannot be used in wideband wireless systems using carrier frequencies on the order of gigahertz, where the image frequency is in the same frequency band as that of the system. After the frequency is converted to low-IF, an analog image rejection filter [5] provides the insufficient image rejection ratio (IRR) of 43 dB. In actual communication systems such as cellular phones, IRRs of 50-60 dB or more are required. The image rejection performance is limited by analog devices such as mixers and π/2 phase-shift circuits, which have their own phase and gain imbalances. Previous studies [6] - [14] have proposed image rejection methods in low-IF receivers. The IRR performance of detection and compensation methods for phase and gain imbalance using digital processing ranges from 50-60 dB. [6] and [7] present a phase and gain compensation process in the digital domain using a test signal applied to the analog circuit. However, this process requires a long calibration time, an additional switch, and a test signal input port to the mixers. Furthermore, in [7] , the IRR is only 42 dB because of ambient temperature fluctuation; therefore, the required IRR mentioned above cannot be achieved. To solve this problem, [8] proposes an improved method in which the test signal is required to be continually mixed with the image signal. However, many test signals are required within the target bandwidth. Further, for the method without using the test signal, [9] and [10] utilize feedforward processing to achieve blind detection and compensation. However, practical compensation processes were not discussed in these studies. Moreover, feedforward processing cannot treat a time-varying signal.
To solve these problems, blind compensation methods for phase and gain imbalances using a feedback control loop have been discussed in [11] - [14] . However, these methods have a large computational cost, or they cannot be implemented for practical applications. In this paper, we present a modified blind compensation method by using a feedback control loop with small computational complexity and practical implementation. In [14] , in order to reduce computational complexity, instead of the division operation, a multiplication operation was introduced; however, implementation issues were not resolved. In [12] , an IRR of 60 dB is achieved by applying the least mean square (LMS) algorithm. When compared with the four multipliers used in [12] , in the modified method, only three multipliers are used to reduce computational complexity for the same IRR performance, as presented in Sects. 4 and 5. Moreover, [11] and [13] use a leaky integrator and the LMS algorithm; however, the detailed IRR performance is not discussed in these researches. Additionally, in these approaches, implementation complexities have to be reduced. Therefore, to overcome the abovementioned drawbacks, the modified method utilizes a feedback control loop based on digital signal processing for blind detection and compensation of both phase and gain imbalances with only the input signal. In Sects. 3.1 and 3.2, we will theoretically present the modified method. Further, in Sect. 3.3, a comparison between the abovementioned conventional methods and the modified method is presented. We show that this method simplifies digital signal processing and makes it easier to implement in the low-IF receiver. Furthermore, to verify the validity of the modified method, various simulation and experimental results are presented.
The rest of the paper is organized as follows. In Sect. 2, we analyze the image rejection property of a conventional low-IF receiver. In Sect. 3, we introduce the modified analytical phase and gain compensation methods. In Sect. 4, we present the simulation results for the modified method. In Sect. 5, experimental results are presented. Finally, conclusions are drawn in Sect. 6.
Design Issues for Image Rejection Techniques

Image Rejection as a Function of Gain and Phase Imbalance
The primary issue in a low-IF receiver is imperfect image rejection resulting from gain and phase imbalance. Figure 1 shows a conventional low-IF receiver with a complex signal processing front-end and phase and gain imbalance compensation employing the low-IF principle [2] . This architecture is the same as that of the zero-IF receiver. Most of the current low-IF receivers have a complex mixer with a numerically controlled oscillator (NCO) in a digital signal processing domain. This complex mixer downconverts the signals only on a positive or negative frequency. When a desired signal is located on a positive frequency and an undesired signal is located on a negative frequency, these two frequencies are referred to as mirror frequencies. When there are no phase and gain imbalances in the complex mixer, the desired signal is downconverted with the positive frequency component, and the mirror signal is downconverted with the negative frequency component. Therefore, crosstalk will occur in the positive and negative frequencies because of the imbalance.
Here, we suppose that the RF input signals have both the desired (ω D ) and undesired (ω U ) angular frequency components. Further, it is also assumed that
where ω L is the local oscillator (LO) angular frequency
A1 and A2 are the in-phase gain (shown as MIXi and LPFi in Fig. 1 ) and the quadrature gain (shown as Mixq and LPFq in Fig. 1 ), respectively. Moreover, g (= A2/A1) and Δφ are the gain imbalance ratio and phase difference, respectively. Hence, the output signal of MIXi (mixer for inphase), with an undesired input, is as follows:
The output signal of MIXq (mixer for quadrature), with an undesired input, is as follows:
The sum of the frequency components is filtered by each low-pass filter (LPF). Consequently, the output signal of each LPF is converted into a complex signal as shown below:
Here, cos (ω U t + θ) is an undesired input signal from the antenna. The first term of Eq. (1) indicates that the signal in the image frequency interferes with the desired signal after complex mixing by the analog-type mixer. The second term of Eq. (1) indicates that the signal in the image frequency can be eliminated with the complex digital signal processing and the LPF. From Eq. (1), the IRR in power is given by
In the abovementioned equations, an amplitude error of 1% leads to an IRR of 46 dB, and a phase error of 1
• results in a 41 dB IRR. Equation (2) assumes that the phase and gain imbalances are independent of each other. Considering a phase imbalance ratio of g = 1, the IRR can be given by the following equation:
Similarly, for a phase imbalance of Δφ = 0 and a gain imbalance of g = G + Δg /G, the IRR is calculated as
Thus, the IRR can be given by the following equation:
2.2 Image Rejection Using a Complex Mixer Figure 2 shows that the spectrum of the signal in the image frequency of the LO (LO frequency minus Δ f ) causes interference to the desired signal (LO frequency plus Δ f ), when there is no compensation for phase and gain imbalances. When the analog devices have no imbalance, the desired and undesired signals are downconverted to the baseband signal having a frequency spacing of 2Δ f . In the abovementioned case, because the undesired signal is eliminated by the LPF, there is no interference to the desired signal. On the other hand, with the imbalance of typical analog devices, the desired signal interferes with the undesired signal. The required IRR is more than 60 dB in wireless communication systems such as cellular phones. Thus, for example, the amplitude error should be within 0.01 dB and the phase error should be less than 0.05
• . In a typical case, the phase and gain imbalances of the phase shift circuit and the mixer range from 1
• to 3 • and 0.5 to 1 dB, respectively, making it impractical to achieve an IRR of 60 dB. Therefore, to solve this problem, a compensation technique is required. Figure 3 shows the detailed block diagram of the conventional gain and phase imbalance compensation method in the low-IF receiver. As can be seen, the phase and gain compensation processing units are serially cascaded. In the subsequent subsections, for reducing computational complexity from a practical viewpoint, we present the modified method for phase and gain compensation in the low-IF receiver. Figure 4 shows the modified phase imbalance compensation method shown in the block diagram of the low-IF receiver. From Eq. (1), the real part, y r (t), and the imaginary part, y i (t), of the input signal before compensation are given by 
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Analysis of Phase Compensation
where (ω L − ω U )t − θ = α and cos Δφ ≈ 1. Moreover, the gain imbalance (g) in Eq. (1) is set to 1. Further, we assume that the amplitude of each signal is normalized as shown in Eq. (1). The in-phase signal, y r (t), is multiplied by the quadrature signal, y i (t), to calculate the following equation:
where sin (Δφ) ≈ Δφ.
The input of the phase compensation section is expressed in Eqs. (8) and (9). We assume that the gain imbalance ratio (g) varies slowly. As can be seen in Fig. 4 , the multiplied signal is fed into the LPF through which the (ω L − ω U ) component is eliminated. The LPF output signal is then fed into the integrator, which is a perfect integrator (1/S), with the loop constant (G p ) as a reciprocal of the time constant (τ p = 1/G p ) in the loop. Thereafter, the output of the integrator is multiplied by the loop constant (G p ). Next, the output of the abovementioned multiplier is multiplied by the in-phase input signal. This multiplied signal is subtracted from the quadrature input signal. The output of the phase compensation section, y out (t), produces the following equations:
where I is the in-phase input signal, cos(α), in Eqs. (6)- (8) . Further, Q is the quadrature input signal, sin(α), in Eqs. (6)- (8) . Finally, phase imbalance compensation is performed from Eq. (10). Figure 5 shows the modified gain imbalance compensation method shown in the block diagram of the low-IF receiver. We assume that the phase difference due to imbalance (Δφ) varies slowly. In Fig. 5 , the loop constant (G g ) is the reciprocal of the time constant (τ g = 1/G g ) in the loop, and 1/S denotes a perfect integrator. From Eq. (1), the real part of the input, y r (t), and the imaginary part, y i (t), of the input signal before compensation are given by
Analysis of Gain Compensation
Following the squaring operation, we obtain the real part, z r (t), and the imaginary part, z i (t), as follows: Let the gain imbalance ratio (g) be replaced with (1 + ΔA).
Here, 1 implies that the amplitudes of both the signals are normalized. Further, we assume that 1 > ΔA, and (ΔA) 2 is negligible. In Eqs. (13) and (14), the double frequency term becomes zero because of the LPF. By using Eqs. (13) and (14), the result of z r (t) minus z i (t) is (1/8) 1 − (g) 2 as the input of the LPF. The approximate part of the abovementioned result for y gd is (1/8) 2ΔA + (ΔA) 2 (1/8) (2ΔA) by leaving out the term (1/8) (ΔA) 2 ; therefore, the output of the LPF is given by the following equation:
The residual error results from the term (1/8) (ΔA) 2 . The influence of this error is discussed in Sects. 4.1 and 4.2.
From Eq. (1), the input of the compensation block in the loop, y in (t), is given by the following equation:
Using Eq. (15) and the imaginary part of Eq. (16) multiplied by (1 − ΔA), the output of the compensation block in the loop, y out (t), is given as
In Eq. (17), the gain compensation is carried out by multiplying (1 + ΔA) by (1 − ΔA). Instead of a division process, the multiplication process is used in the above equation. The abovementioned methods can be applied to both the undesired and desired input signals to compensate for the phase and gain imbalances. We assume that the abovementioned compensation methods can be applied to the receiver with an automatic gain control (AGC) operation.
Comparison of Modified and Conventional Compensation Methods
Initially, we will focus on the practical method for gain compensation. In [11] and [13] , by using a leaky integrator and the LMS algorithm, the division process is used for the compensation. In general, the computational complexity of the division operation is greater than that of the multiplication operation (multiplier). In [14] , to avoid the division process, equations for the multiplication operation were presented without a practical implementation method. The gain compensation of the modified method is achieved by multiplying (1 + ΔA) by (1 − ΔA) in Eq. (17). This method is practical and different from the method proposed in [14] . In the abovementioned multiplying process using a field programmable gate array (FPGA) for the 16-bit fixed-point process, we estimate that the number of gates is 5696. On the other hand, in the case of the conventional method [11] using the division process, the estimated number of gates is 21184, which is more than three times larger than that of the modified method. In the case of another method for avoiding the division process, by using memory for multiplying G g , a lookup table method is used. In this method, extra memory blocks are needed. For a 16-bit fixed-point process, it needs 1048576 (= 2 16 · 16) bits at minimum. It is a large burden for the FPGA as a logic circuit.
An advantage of the modified method is that the approximations in Eqs. (8) and (17) can be performed in the feedback control loop because the error for the approximate process is exponentially reduced in the loop. Moreover, the computational complexity of the modified method is less than or equal to that in [12] . In Fig.6 of [12] , the LMS complex image rejection algorithm contains four multipliers. The modified method, shown in Fig. 4 , can achieve the same function with two multipliers. In this case, the multiplier for the loop constant (2 −m , m: positive integer) can be replaced with a bit shift operation, and LPF has no multiplier because it uses addition and bit shift operations. When we apply the gain compensation shown in Fig. 5 , both squaring operations can be replaced with an absolute operation. Further, one multiplier can be used instead of the other multipliers in Fig. 5 , as accomplished in Fig. 4 . As a result, in the modified method, a total of three multipliers are used as against four multipliers used in [12] .
In consideration of the above assumptions, by using the FPGA with the 16-bit fixed-point process, we estimate the number of gates as shown below. For the number of estimated gates in Fig. 4 , the two multipliers and "the three additions and bit shift operations" use 11392 and 11520 gates, respectively. Other than the gates mentioned in Fig. 4 , the addition and delay operations use 566 gates. The total estimated number of gates is 23478 in Fig. 4 . Next, in the same manner as shown in Fig. 4 , we estimate the number of gates in Fig. 5 . One multiplier and "the three addition and bit shift operations" use 5696 and 11520 gates, respectively. Other than the gates shown in Fig. 5 , the addition and delay operations use 976 gates. The total estimated number of gates is 18192 in Fig. 5 , and the sum total of the estimated number of gates is 41670 in Figs. 4 and 5 . In the abovementioned four multipliers for loop constant and LPF in both phase and gain compensations, the estimation of the reduced complexities are 1856 gates in each multiplier (replaced with addition and bit shift operation); therefore, 7424 gates are reduced in total. For the division operation and the above four multipliers, the estimation of the total amount of the reduced gates are 22912, including the 15488 reduced gates for the division process. Owing to the reduced gates, the sum total of the estimated number of gates is 41670. Thus, the modified method can practically achieve remarkable reduction of complexity. The total number of estimated and reduced gates is summarized in Table 1 .
Simulation Results
The performance of the modified method is evaluated with numerical results obtained through computer simulation. In the simulation for the desired and the undesired input signal, the convergence performance of the compensation, the image rejection performance, and the bit error rate (BER) performance of demodulation are evaluated.
Basic Characteristics of Phase and Gain Compensation
For the simulation of the phase and gain compensation, we used the modified algorithms presented in Figs. 4 and 5, respectively. Figure 6 shows the simulation block diagram for phase and gain compensation. Table 2 and Figs. 6(a) and 6(b), respectively. In this simulation, the basic characteristics of phase and gain compensation are evaluated from Eqs. (10) and (17). The 16-bit fixed-point process is employed for the compensation algorithm, and the initial maximum phase and gain imbalances are assumed to be 10
• and 6 dB, respectively. When Eqs. (8) and (9) (for phase compensation) and Eqs. (15) and (17) (for gain compensation) are approximated, the simulation results show that the feedback loop locks and converges to the initial values of the imbalance. The computational complexity can be reduced by using the abovementioned methods (particularly for the division process in gain compensation). The simulation results of the correction values for the approximate and the exact computations are shown in Figs. 7(c) and 7(d), respectively. The simulation parameters are the same as those in Table 2 .
In the abovementioned simulation, the approximations are applied. In Eq. (8), for phase compensation, the approximation of cos(x) reduces the complexity for multiplication. The gain compensation is carried out by the multiplication (approximate) process instead of the division process. The modified method has two multiplication processes and removes the division process in Eqs. (15) and (17) including a residual error as follows. For the gain compensation, the approximation of multiplication reduces the complexity caused by the division. In Eq. (15), we assume 2 > ΔA (from 2ΔA+(ΔA)
2 ), and (ΔA) 2 is negligible. Additionally, in Eq. (17), because the other term (ΔA) 2 is negligible, assuming that the coefficient of 1/2 is omitted, the approximate equation is given by (1 + ΔA) (1 − ΔA) = 1 − (ΔA) 2 ≈ 1. In the above equation, we assume 1 > ΔA, and (ΔA) 2 is negligible again. Here, 1 indicates a normalized gain factor; therefore, the compensation can be performed. However, the residual error increases because (ΔA) 2 is neglected twice, for approximations in Eqs. (15) and (17), as shown in Fig. 10(b) of Sect. 4.2. Particularly in gain compensation, the multiplication process, instead of the division process, is very useful from the viewpoint of the number of required computations. If we compare the approximate process with the exact process by setting the same time constant, the convergence time for the approximated case is smaller than that for exact computation as shown in Fig. 7(d) of Sect. 4.1 because of the abovementioned residual errors in Eqs. (15) and (17). The reason is that, in general, convergence time is inversely proportional to error variance in a control loop.
Owing to the difference between the exact and approximate computations caused by the residual errors in the approximate computation, the loop is slightly different from the first-order loop. In Eqs. (15) and (17), strictly speaking, because (1 + ΔA) (1 − ΔA) involves the second-order term of (ΔA) 2 , it has a slightly different behavior as a secondorder loop.
On the other hand, we presume that the gain error variance will be worse than that of the exact computation. With respect to the abovementioned gain error variance, the evaluation result is shown in Fig. 10(b) . Figure 8 shows the simulation results of phase and gain compensation responses for different amplitudes of the input signal and different amounts of bits in the fixed-point process. The block diagram used for simulation is the same as that in Fig. 7 , and the parameters are listed in Table 3 . Figure 8 (a) shows the numerical results of phase compensation responses for different input signal amplitudes (0 dB, −10 dB, −20 dB, and −26 dB) and different numbers of fixed-point process bits (16 bits, 14 bits, and 12 bits). Figure 8(b) shows the results of gain compensation responses for different input signal amplitudes and different amounts of bits in the fixed-point process. In this simulation, when the amplitude is 0 dB, the amplitude of the input signal is appropriate for fixed-point processing with 16 bits.
As can be seen in Fig. 8(a) , the input signal amplitude has a large impact on the phase compensation performance when the number of bits in the fixed-point process is limited. From Fig. 8(b) , we can see that the gain compensation performance is less sensitive to the value of the input signal amplitude. Note that, in the abovementioned simulation, these parameters have a greater impact on the phase imbalance than that on the gain imbalance. As can be seen from Eq. (5), the influence on phase imbalance is directly related to the first term, Δφ 2 . In the case of gain imbalance, it is related to the second term, (Δg/G) 2 . Because Δg is divided by G, the effect on the gain imbalance is small. Figure 9 shows the relationship between the variance and the normalized bandwidth. The parameters and block diagram used for the simulation are shown in Table 2 (in which the initial phase and gain imbalances are 10
• and 1 dB, respectively) and Figs. 6(a) and 6(b), respectively. In this simulation, the time constant parameter in the loop is varied from 16384 to 1048576 samples. As described in the following subsection, an IRR of approximately 60 dB can be achieved by setting the parameter to 1048576 samples. In this simulation, "normalized bandwidth" means the bandwidth of the desired and undesired input signals that is normalized when the sampling frequency is set to 1. Further, "the number of oversamples" means the number of oversamples of a root-Nyquist filter when the bandwidth of the desired and undesired input signals is limited in the above simulation. Moreover, "the desired and unde-sired signal bandwidth" means the bandwidth of the desired and undesired signals with the bandwidth limitation that is fed into the modified compensation block (the control loop) as well. From Fig. 9 , we can see that the variances of the phase and gain errors are inversely proportional to the normalized bandwidth of the desired and undesired signals by using a root-Nyquist filter. In this simulation, the sampling frequency is set to 1 for normalization; therefore, the number of oversamples is inversely proportional to the normalized bandwidth of the desired and undesired signals. The bandwidth of the signals is limited by using a root-Nyquist filter. Thus, the normalized bandwidth of the desired and undesired input signals is a ratio of the sample frequency. The number of oversamples is 4, 8, 16, 32, 64, and 128; therefore, the normalized bandwidth is 1/4, 1/8, 1/16, 1/32, 1/64, and 1/128, respectively.
Additionally, the time constant in the loop and the variances of the phase and gain errors are inversely proportional to each other. In other words, the variances of the compensation errors are inversely proportional to the bandwidth of the desired and undesired input signals with the bandwidth limitation that is fed into the control loop. Further, "the bandwidth of the (control) loop" is the bandwidth of the modified compensation block in Figs. 4 and 5 that is composed of a control loop; the variances of the compensation errors are proportional to the bandwidth of the loop. This implies that the bandwidth of the desired and undesired input signals and the bandwidth of the loop are independent of each other. The modified compensation method can be performed in the control loop.
Effect of Time Constant in the Loop
The error performance of the modified phase and gain compensation algorithms are evaluated from the viewpoint of the effect of the time constant in the loop. In the following simulations (Figs. 10 to 12) , the time constant in the loop is varied from 65536 to 1048576 and 2097152. Additionally, these results show that the effect of additive white Gaussian noise (AWGN) can be almost neglected. For these simulations, we use Table 2 (the initial phase and gain imbalances are 10
• and 1 dB) and Figs. 6(a) and 6(b). Figure 10 shows the variances of the phase (
• ) and gain (dB) errors as a function of the carrier-to-noise ratio (C/N) varying from 0 dB to 60 dB. As can be seen in Fig. 10 , the variance approximately remains the same regardless of the values of C/N. From the results of Figs. 9 and 10, we can see that the variances of the phase and gain errors are more strongly affected by signal bandwidth than that by AWGN. As for the time constant of the loop, from Fig. 10 , we can see that the variances of the phase and gain errors decrease exponentially with an increase in the time constant. Moreover, there is no significant difference between the exact and approximate computations. These results show that the behavior of the phase and gain compensation processes is represented in the first-order control loop. Therefore, the variances of the errors depend on the time constant. However, in the case of the gain compensation, the performance of approximate computation is slightly inferior to that of the exact computation for the variance, as shown in Fig. 7(d) . Because of the residual errors in Eqs. (15) and (17), in Fig. 10(b) , we observe that, compared with the gain error variance for the exact case, the approximate case has a slightly large gain error variance. The difference is up to 0.02-0.03 dB in the case that the time constant is 16384-65536 samples for the approximate computation. If we consider the results of Figs. 7(d) and 10(b) in the approximate process, it is clear that setting a small time constant value results in the large variance of gain error. The reason of the abovementioned assumption is that, in general, a time constant is inversely proportional to an error variance in a control loop. The residual error of 0.02-0.03 dB in Fig. 10(b) results from neglecting (ΔA) 2 twice, for approximation in Eqs. (15) and (17)), as shown in Sect. 4.1. However, because the difference of the gain error (residual error) variance of 0.02-0.03 dB is small, gain compensation can be practically performed and implemented using a multiplication process. In particular, in Figs. 4 and 5, both compensation processes are the second-order control loop that includes the LPF and the integral (1/S ) process. In fact, the time constant in the integral process is greater than that in the LPF. Therefore, the time constants τ p (= 1/Gp) and τ g (= 1/Gg) are dominant in the integral process as opposed to the LPF.
Consequently, Fig. 11 shows the time constant required to achieve an IRR of 60 dB from the results of Fig. 10 using Eq. (2). These results are subject to a time constant similar to Fig. 10 . In this case, it is presumed that the phase and gain compensation are independently performed. Figure 12 shows the relationship between the time constant and the convergence time. From the results shown in Fig. 12 , the time constant approximately corresponds to the convergence time. Therefore, the behavior of the modified method can be regarded as a first-order control loop.
As can be seen from the results in Figs. 10 and 12 , the problem is that the relationship between the time constant and the imbalances of phase and gain is contradictory to each other. To improve the converging time, the time constants for the phase and gain compensation responses should be selected in a certain range such as the time constant in Figs. 10 and 12. From the above simulation, we can see that when the mean value of the phase or gain error is large, the loop selects a small value of the time constant. Although the convergence time is small in this case, because of a large error variance, by setting a large value of time constant in the loop, the variance of error will be small after the loop locks and converges.
IRR Performance
By considering the abovementioned simulation results, we evaluate the IRR and BER performances of the modified phase and gain compensation algorithms. Figure 13 (a) shows the simulation result of the output spectrum of the modified phase and gain compensation block in Fig. 3 . An IRR of 60 dB or more is realized when compared with Fig. 13(b) . Figure 14 shows the block diagram of the abovementioned simulation with the phase and gain compensation processes in cascade.
The parameters of the simulation are listed in Table 2 (the initial phase and gain imbalances are 10
• and 1 dB), in which the number of oversamples of the desired and the undesired signals are 16 and 8, respectively. In Fig. 14 , the first stage is for phase compensation, and the second stage is for gain compensation. The simulation shown in Fig. 14 is different from that in the previous section in terms of the phase and gain compensation blocks in cascade. As can be seen from the results in Fig. 8 , the influence of the phase imbalance is more significant than that of the gain imbalance. The performance of the abovementioned configuration is better than that of the others because the residual error of the phase compensation process is converted to the gain error, which will be finally compensated by the gain compensation process. Figure 15 shows the simulation results of the BER versus C/N performance of the modified phase and gain compensation blocks in Fig. 3 , with and without compensation. The block diagram and parameters used in the simulation are shown in Fig. 16 and Table 4 , respectively. For the desired and undesired signals with equal power, 16 quadrature amplitude modulation (QAM) /64QAM and quadrature phase shift keying (QPSK) signals are randomly generated. The frequencies of the desired and undesired signals are LO frequency plus 1/8 · f s and LO frequency minus 1/8 · f s, respectively. Moreover, oversampling is set to 16 times, and the receive filter is assumed to be a root-raised cosine (α = 0.5). Additionally, 16-bit fixed-point processing is employed, and the initial phase and gain imbalances are set to be 10
• and 1 dB (assuming the imbalance is due to mixer, phase shift circuit, amplifier, and LPF), respectively. The results show that the BER performance of the modified compensation method is better than that of the method without compensation. In this simulation, the time constant in the loop is set to be 16384 to 262144 samples. The results show that the BER performance is directly related to the time constant (similar to Fig. 11 ). When the time constant equals 262144 samples, the overall characteristics asymptotically approach those of the case without imbalance.
Discussions
The simulation results illustrated in Figs. [10] [11] [12] indicate that the degradation of the IRR performance caused by the approximations is small. The IRR performance is dependent only on the time constant in the approximate and exact cases. Therefore, assuming that the behavior of phase and gain compensation loop is first order, these errors decrease exponentially with time constant. From Fig. 10 , the variance of the phase and gain imbalances shows that an IRR of 60 dB can be obtained. In this case, we assume that the phase and gain compensation processes are independent of each other. Therefore, in Fig. 11 , from the individual phase and gain results of Fig. 10 using Eq. (2), the time constants required to achieve an IRR of 60 dB are 1048576 to 2097152. From the result of Fig. 12 , the modified method can be supposed as a first-order control loop. Therefore, the variances of phase and gain errors are dependent on the time constant. From a comparison of the results of Figs. 11 and 13, the abovementioned assumptions are validated. In Fig. 13 , the phase and gain compensation processes are serially cascaded to achieve 60 dB of IRR by setting the time constant to be 1048576. Both the results show that 60 dB of IRR can be achieved by setting the time constant from 1048576 to 2097152. Therefore, it is considered certain that 60 dB of IRR can be attained by setting the time constant from 1048576 to 2097152, as can be seen from Figs. 10 to 12. In addition, we can see from the simulation results of Figs. 10-12 that the IRR performance is not related to the noise level of AWGN; however, it relies exclusively on the input signal bandwidth.
The effect of the phase imbalance is greater than that of the gain imbalance, as can be seen in Eq. (5) and Fig. 8 , because the phase compensation block is the first stage. Therefore, we can assume that the performance of the IRR of Figs. 13 and 15 is enhanced because the residual error of the phase compensation process is converted to gain error. Figure 17 shows the block diagram of the experiment, and the experimental conditions are listed in Table 5 . In this experiment, the theoretical and simulation analyses discussed in earlier sections are validated. Figure 17 shows the low-IF receiver that comprises the quadrature demodulator, LO, LPFs, ADCs, and digital signal processing block. After the AD conversion, the modified method is applied to 16-bit fixed-point digital signal processing implemented in the FPGA. In the modified algorithm, the phase and gain compensation processing units are serially cascaded. This configuration is the same as that of Fig. 14 . As can be seen in Fig. 17 , the unmodulated and modulated signal from the signal generator is fed into the quadrature demodulator. In this specification, the phase and gain imbalances of the quadrature demodulator are varied from 1.5
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• to 4
• and 0.15 to 0.3 dB, respectively. Additionally, in Fig. 17 , the imbalances of the phase and gain should be considered as an analog-type LPF.
In the case without compensation, the IRR is approximately 25 dB, as can be seen in Figs Figure 19 shows that the IRR varies with the amplitudes of the input carrier and the modulated signal. For the same reason as shown in Fig. 8 , the IRR degradation is particularly sensitive to variations in the input signal amplitude. With fixed-point processing, an IRR greater than 50-60 dB is obtained when the input signal amplitude ranges from 5 to 10 dB. To solve the limited range problem, the use of AGC is practical for IRR. Figure 19 shows that the results with the modulated signal are inferior to those with the unmodulated signal. For the modulated signal, the results indicate that the imbalances in phase and gain depend on the variance. We can see from the results of the signal modulated randomly with QPSK or 16QAM that it is related to the variance of the randomly modulated baseband signal. The modified methods are verified experimentally with both the carrier and modulated waves. 
Conclusions
In this paper, we presented an image rejection method for the low-IF architecture, using blind imbalance detection and compensation in the control loop. In the control loop, our approximations reduce the complexity of digital signal processing.
The modified method that applies the approximations achieves an IRR of more than 50-60 dB. In the modified method, the phase and gain compensation processing blocks are serially cascaded. The performance of this configuration is verified by simulation and experimental results for both the carrier and modulated waves. For the modulated signal, the results show that the phase and gain imbalances depend on the variances and bandwidth of the input signal. Moreover, the influence of fixed-point processing is seen when varying the input signal amplitude; a change of 5 to 10 dB results in an IRR of 50-60 dB indicating that the use of AGC is practical for IRR.
Moreover, a sufficient improvement in the convergence time in the loop can be achieved by selecting the time constant on the basis of the amount of the detected error in the first-order loop. We can easily apply the modified method using a digital signal processor such as an FPGA for image rejection in low-IF receivers. For avoiding the division operation and reducing the number of multiplications, the modified method can achieve reduction in complexity for practical operations by using the FPGA. Furthermore, the modified method is expected to be implemented in practical systems (modulation type, signal bandwidth, and sampling frequency) to enhance their performance.
